Senior Engineer I - Analog Design

Bangalore, IN

Req ID: I511-22

Apply Now Back to Search

Company Description

Microchip Technology Inc. is a leading provider of embedded control applications. Our product portfolio comprises general purpose and specialized 8-bit, 16-bit, and 32-bit microcontrollers, 32-bit microprocessors, field-programmable gate array (FPGA) products, a broad spectrum of high-performance linear, mixed-signal, power management, thermal management, radio frequency (RF), timing, safety, security, wired connectivity and wireless connectivity devices, as well as serial Electrically Erasable Programmable Read Only Memory (EEPROM), Serial Flash memories, Parallel Flash memories, and serial Static Random Access Memory (SRAM). We also license Flash-IP solutions that are incorporated in a broad range of products.

Job Description

As part of Timing and Communications Group (TCG) the candidate will set the seed for TCG Design Center in Bangalore India. The self-motivated and highly creative Candidate shows strong Technical Lead to resolve independently any issues during IC development both at Product and Process levels. The Candidate has strong Communication skills to interface with various other groups like Architecture, Digital Back-End, Characterization, Test and Product Engineering. The innovative Analog circuit solutions enable clocks with highly stable timing (Ultra-Low Jitter: ULJ) or very low current consumption (Ultra-Low Power: ULP) as key performances in IC Products like MEMS-XTAL Oscillators, Clock Generators and Clock Distribution IC Products. Key Timing ICs technology comprises Oscillators, duty-cycled Incremental Analog-to-Digital Converters and Temperature Sensors, ULP / ULJ Fractional Dividers, Analog and Digital PLL’s, Frequency Synthesizer.

Duties include:

    • Work with Application, Architects, Characterization, Test and Product engineers
    • Detailed Circuit Designs of Analog circuits (PLL or other clock circuits) with Spectre / APS tools under Cadence ADE-L / -XL
    • Verilog / Verilog-AMS modeling and Full Chip functional verification thru AMS mixed-mode simulations
    • Knowledgeable to work with digital engineer to  get Digital Implementation of Algorithms (Filters, Calibration and Temp Compensation in RTL-code)
    • Detailed elaboration of Timing constraints interfacing with Corporate Digital Team for Place and Route
    • Floor planning of Timing SOC chip including Analog and Digital IP Macros
    • Management of the Full Chip Physical Layout Detailed Design and Verification with Mentor Caliber Tools for DRC / LVS / ERC
    • Variations aware Mixed-Signal Full Chip verification with Manufacturing yield analysis
    • Hands-on bench test and device characterization in the Lab to debug and support validation.


Job Requirements

    • 3-5 years’ experience of Analog Design Experience
    • Self-motivated, able to work independently, excellent communication skills, excellent presentation skills for design reviews and ability to excel in a multi-disciplinary team environment across multiple locations
    • Strong analytical, and problem-solving skills, as well as hands-on SoC debugging / bring up skills
    • Expert in Analog CMOS circuit design and associate requirements for ULP and ULJ solutions
    • Very good understanding of Analog IP macros such as XO, PLL, DLL, Voltage Regulator, Bandgap, Comparator, others …
    • A deep knowledge of transistor operation and their physical Models
    • Strong intuitive and analytical understanding of transistor-level design including stability, matching, transient and noise analysis, low power design trade-offs, and architectural and systems issues
    • Experience in high-level modeling using Verilog-AMS and writing Verilog RTL code
    • Experience with Advanced Circuit simulation and Mixed-Signal (AMS) CAD tools including Process Variations aware flows and Layout Parasitic
    • Experience with Layout Design Tools (Virtuoso) and Verification Tools (Caliber)
    • Good understanding of Digital Flow including Synopsys Tools like DC, FM and PT
    • Lab experience with test setup, measurement and excellent debugging and problem-solving skills


Apply Now Back to Search